Home

Case Study

Low-Power Implementation on Freescale Kinetis Family

Low-Power Implementation on Freescale Kinetis Family

Cadence Design Systems
Pages 4 Pages

Kinetis SoCs are an advanced family of highly integrated, low-power, mixed- signal, 32-bit microcontrollers based on the ARM ® Cortex ™ - M4 core, with built-in DSP (digital signal processing) functionality and optional single-point FPU (floating point unit). Kinetis SoCs use an advanced 90nm split gate TFS (thin film storage) flash memory in its FlexMemory NVM (non-volatile memory) technology. The target market segments are consumer, automo

Join for free to read

You Might Also Like


Freescale MCUs Power a Family of Innovative Consumer Health Devices
Case Study Freescale MCUs Power a Family of Innovative Consumer Health…
NXP Semiconductors

Freescale Enables Sophisticated Personal Health Gateway
Case Study Freescale Enables Sophisticated Personal Health Gateway
NXP Semiconductors

Aprisa place-and-route tool for low-power SoCs
White Paper Aprisa place-and-route tool for low-power SoCs
Siemens

Freescale and Amazon Write a New Chapter in Digital Reading
Case Study Freescale and Amazon Write a New Chapter in Digital Reading
NXP Semiconductors

More from Cadence Design Systems


Companies Validate Low-Power Design Techniques from Architecture Through Implementation to Enable 40% Power Reduction
Case Study Companies Validate Low-Power Design Techniques from Architecture…
Cadence Design Systems

Moving to UVM-MS to Meet Coverage Goals
Case Study Moving to UVM-MS to Meet Coverage Goals
Cadence Design Systems

VIA Telecom and Cadence
Case Study VIA Telecom and Cadence
Cadence Design Systems

F5 Networks Saves 25% on Power and 12% on Area Using Cadence Encounter RTL Compiler
Case Study F5 Networks Saves 25% on Power and 12% on Area Using Cadence…
Cadence Design Systems
© 2025 Contentree.  All Rights Reserved   |   Privacy and Cookies   |   Legal   |   Do not sell my info